inrevium
inrevium Japanease

TOKYO ELECTRON DEVICE LTD. / inrevium Web-site
HOME Company.html Products NEWS Product & Information Request Contact Us Rep & Distributor
  Products
Video and Imaging LSI
SD/SDIO/MMC Controller
  Xilinx Solution
 FPGA Evaluation Board
 Optional Board
 Configuration LSI
 IP Core for Xilinx FPGA
General Purpose I/O

   Contact
Sales & Support Contact
Rep & Distributor


Xilinx FPGA Evaluation Board
Xilinx FPGA Evaluation Board & Configuration LSI>> 
Virtex-5 DDR3/LV-DDR2 SDRAM Evaluation Platform
 TB-5V-LX110-DDR3
 


TB-5V-LX110-DDR3 is ideally suited for ASIC/LSI prototyping that can be used to test DDR3 SDRAM with a maximum speed of 1,066Mbps and LV-DDR2 SDRAM with a maximum speed of 667Mbps. This is the first FPGA evaluation platform to incorporate a DDR3 SODIMM socket and is supplied with 1GByte DDR3 memory module. It can support DDR3 memory modules up to 4GByte.



-------------------------------------------------------------------------
Notice: Xilinx Virtex-5 Multi-Platform FPGAs do not officially support to connect LV-DDR2 SDRAM. But the inrevium TB-5V-LX110-DDR3 has been evaluated by using our reference designs that is included in the kit. Because of this situation, TED only guarantees the use of our reference design and does not guarantee the use of customer's design and the use of board schematics to customer's board design.
-------------------------------------------------------------------------

Features
FPGA
Xilinx Virtex-5: XC5VLX110-3FFG1760C
* XC5VLX330-2FFG1760C also available
PROM
XCF128XFTG64C
Memory
-Elpida Memory DDR3 SDRAM: Chip (2 x 16-bit)
           LV-DDR2 SDRAM: Chip (1 x 32-bit, 1.5V interface)
           LV-DDR2 SDRAM:Chip (1 x 16-bit, 1.5V interface)
           DDR3 SDRAM: SO-DIMM socket (1 x 64-bit)
           * A 1Gbyte DDR3 SO-DIMM memory module is included
Power Supply
Linear Technology
-LTM4601EV#PBF
-LTC3413EFE#PBF
Others
-Operating clock:200MHz oscillator
            PLL-IC
            SAMTECH MMCX connector
- Type A connector for optional daughter boards: 2
- Push-button switches: 6
- LEDs: 10
- DIP switches: 10
- General-purpose pin header: 10 pins
Reference designs (Verilog HDL)
- DDR3 SDRAM PHY reference design for Virtex-5 that supports DFI 2.0
   Reference design incorporating a write leveling function with a validated maximum operating speed of 1066Mbps (available for purchase)
   Reference design with a validated maximum operating speed of 800Mbps (available free of charge)
- LV-DDR2 SDRAM PHY reference design for Virtex-5 that supports DFI 1.0 (available free of charge)
- DVI frame buffer design using DDR3 chips

Back to Top

Block Diagram

Order information
Part number TB-5V-LX110-DDR3
Deliverables -Board w/ FAN and SODIMM
-AC Adapter
-Hardware User Guide
-Schematic
-Reference Design

Optional Board
Type A

For more information contact:
Request    Worldwide Distributors

Buy Online from:

<Export Requirements>
Tokyo Electron Device Limited, software programs, technical data and products may not be exported or re-exported, either directly or indirectly, to the U.S. embargoed destinations or entities of Cuba, Iran, Iraq, Libya, North Korea, Serbia/Montenegro, Sudan, Syria and the UNITA faction in Angola, or to individuals on the Entity List, Denied Persons List and the Specially Designated Nationals List without prior written authorization from the U.S. Department of Commerce, Bureau of Export Administration.

Back to Top
Legal Infomation | Site Map | Copyright©Tokyo Electron Device LTD. All Rights Reserved.