inrevium
inrevium Japanease

TOKYO ELECTRON DEVICE LTD. / inrevium Web-site
HOME Company.html Products NEWS Product & Information Request Contact Us Rep & Distributor
  Products
Video and Imaging LSI
SD/SDIO/MMC Controller
  Xilinx Solution
 FPGA Evaluation Board
 Optional Board
 Configuration LSI
 IP Core for Xilinx FPGA
General Purpose I/O

   Contact
Sales & Support Contact
Rep & Distributor


Xilinx FPGA Evaluation Board
IP Core for Xilinx FPGA>> 
 
 Field Network Solution

MECHATROLINK-III Master/Slave IP Core

It is the best for the network that emphasis on precise synchronous control and high speed.

MECHATROLINK-III developed by MECHATROLINK Members association as a standard, to satisfy the demand of the motion field network market, high more than before a transmission speed, the transmission cycle time, and the transmission distance and the number of maximum slaves required.


Features
User-selectable : Master/Slave
Have CPU built-in FPGA is intelligent function to use RTOS be achieved with 1chip.
Connet CPU :16bit、8bit
Connect FPGA internal resource : asynchronous buss
Max 66MHz Clock, High-speed, synchronous buss as PCI Express in the connection, it is possible to connect it without decreasing throughput.

Function Specification

MECHATROLINK-III

Physical Layer

Ethernet

Baud Rate

100 Mbps

Transmission Cycle Time

31.25 µs to 64 ms*

String Size

8/16/32/48/64 bytes
(Different string sizes can be used as the same time)

Number of Slaves

62 max.

Maximum Transmission Distance

100 m between stations 0.5 m

Minimum Distance between Stations

0.2 m

Topology

Cascade, star, or point-to-point

Cyclic/Event-driven Communications

Cyclic and event-driven communications supported.

Message Communications

Available


Core specification
Network:MECHATROLINK-III Network ×2 Port (For MII interface 100Mbps Full Duplex mode)
Host interface:32bit Joint memory interface / 32bit register interface
Interrupt:2 interrupt interrupt output
Endian:little endian
System configuration diagram

System configuration diagram
Block Diagram

Block Diagram
Support FPGA

Spartan-6 LX FPGA
Spartan-6 LXT FPGA

Resource
Configuration Function SlicesSlices Registers Logic
(LUT6s)
BRAM
(RAMB16)
Master / Slave 1000 4000 8000 26

Order information

Site license : TIP-ML3-SITE
(Deliverable : Netlist)

>>MECHATROLINK MEMBERS ASSOCIATION Web site

>>Xilinx Web site (Press release)


For more information contact:
Request   


<Export Requirements>
Tokyo Electron Device Limited, software programs, technical data and products may not be exported or re-exported, either directly or indirectly, to the U.S. embargoed destinations or entities of Cuba, Iran, Iraq, Libya, North Korea, Serbia/Montenegro, Sudan, Syria and the UNITA faction in Angola, or to individuals on the Entity List, Denied Persons List and the Specially Designated Nationals List without prior written authorization from the U.S. Department of Commerce, Bureau of Export Administration.

Back to Top
Legal Infomation | Site Map | Copyright©Tokyo Electron Device LTD. All Rights Reserved.