inrevium
inrevium Japanease

TOKYO ELECTRON DEVICE LTD. / inrevium Web-site
HOME Company.html Products NEWS Product & Information Request Contact Us Rep & Distributor
  Products
Video and Imaging LSI
SD/SDIO/MMC Controller
  Xilinx Solution
 FPGA Evaluation Board
 Optional Board
 Configuration LSI
 IP Core for Xilinx FPGA
General Purpose I/O

   Contact
Sales & Support Contact
Rep & Distributor


Xilinx FPGA Evaluation Board
| MECHATROLINK-III Master/Slave IP Core | V-by-One®HS IP Core |
 | DFI Compatible DDR2 SDRAM PHY Design (Verilog HDL) for Virtex-5 |
FPGA Evaluation Board >>

MECHATROLINK-III Master/Slave IP Core
MECHATROLINK-III Master/Slave IP Core MECHATROLINK-III developed by MECHATROLINK Members association as a standard, to satisfy the demand of the motion field network market, high more than before a transmission speed, the transmission cycle time, and the transmission distance and the number of maximum slaves required.


V-by-One®HS IP Core
V-by-One®HS IP Core The V-by-One®HS standard has been developed by THine Electronics Inc. to offer capabilities for FPD markets that are requiring ever-higher frame rates and higher resolutions.


DFI Compatible DDR2 SDRAM PHY Design (Verilog HDL) for Virtex-5
DFI Compatible DDR2 SDRAM PHY Design (Verilog HDL) for Virtex-5 Combining DDR2 SDRAM PHY, Denali's memory controller design IP "Databahn" featuring technology proven in LSI implementation and inrevium's "Virtex-5 Multi-Application Evaluation Platform (TB-5V-LX110/220/330-DDR2)," developers can effectively improve the time-to-market cycle.













| Legal Infomation | Site Map | Copyright©Tokyo Electron Device LTD. All Rights Reserved.